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Abstract—Memory effects are ubiquitous in nature and the
class of memory circuit elements - which includes memristive,
memcapacitive and meminductive systems - shows great potential
to understand and simulate the associated physical processes.
Here, we show that such elements can also be used in electronic
schemes mimicking biologically-inspired computer architectures,
performing digital logic and arithmetic operations, and can
expand the capabilities of certain quantum computation schemes.
In particular, we will discuss some examples where the concept
of memory elements is relevant to the realization of associative
memory in neuronal circuits, spike-timing-dependent plasticity of
synapses, digital and field-programmable quantum computing.
Index Terms—Memory, Resistance, Capacitance, Inductance,
Dynamic response, Hysteresis.
I. INTRODUCTION
MEMRISTIVE [1], [2], memcapacitive and meminduc-tive [3] systems constitute an important class of two-
terminal circuit elements whose basic characteristics - namely,
their resistance, capacitance and inductance - retain memory
of the past states through which the systems have evolved. The
memory features of these systems are related to corresponding
internal states of these elements (e.g., atomic structure [4],
spin polarization [5], [6], etc.) which can be influenced by an
external control parameter like the voltage, charge, current or
flux.
Mathematically, nth-order u-controlled memory elements
are defined by the relations [3]
y(t) = g (x, u, t)u(t) (1)
x˙ = f (x, u, t) (2)
where x denotes a set of n state variables describing the
internal state of the system, u(t) and y(t) are any two
fundamental circuit variables (i.e., current, charge, voltage, or
flux) denoting input and output of the system, g is a gener-
alized response, and f is a continuous n-dimensional vector
function. The different memory elements are determined by
three pairs of circuit variables: current-voltage (memristive
systems), charge-voltage (memcapacitive systems), and flux-
current (meminductive systems). Two other pairs (charge-
current and voltage-flux) are linked through equations of
electrodynamics, and therefore do not give rise to any new
element. Devices defined by the relation of charge and flux
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(which is the time integral of the voltage) are not considered
as a separate group since such devices can be redefined in
the current-voltage basis [1]. Moreover, we note that memris-
tors, memcapacitors and meminductors are ideal (and rare)
instances of memristive, memcapacitive and meminductive
systems, respectively (see Refs. [1], [3], [7]). In this work,
the terms memristors, memcapacitors and meminductors are
reserved only for such ideal cases.
These memory systems turn out to be of very general
interest in science and engineering and are potentially useful
not just in information storage but also in apparently different
areas of research [8], [9], [10], [11], [12], [13], [14], [15], [16],
[17], [18], [19], [20], [7]. Of equal importance and arguably
the less studied of all these applications so far, memory
elements may be of use in the three different paradigms of
computation: analog, digital, and quantum. This is the subject
of this paper.
In the case of analog computation, it was recently shown
that electronic circuits with memory circuit elements [3] can
simulate processes typical of biological systems such as the
adaptive behavior of unicellular organisms [10], learning and
associative memory [16]. The concept of “learning circuits”
has also been implemented recently using VO2 as memory
element [20]. Here, we first briefly discuss existing memristive
models of neural computing as well as realization of spike-
timing-dependent plasticity (STDP) with first-order memris-
tive systems. Then, we formulate a model of a second-order
memristive synapse which resembles closer the operation of
its biological counterpart.
The implementation of classical logic operations with mem-
ristive systems was discussed theoretically in the past (see
e.g. Refs. [21], [22], [11]) and demonstrated experimentally
[18]. In this paper, we suggest a different scheme for classical
logic operations utilizing a combination of memcapacitive
and memristive systems. Our scheme realizes all basic logic
operations (NOT, OR, AND) as well as many other operations
(XOR, multi-input OR, AND, etc.) in a much simpler way as
compared to the alternative approaches [11], [18]. In addition,
it provides a significant speed-up of operations. In this paper,
we demonstrate experimentally for the first time addition of
two one-bit numbers using memory circuit elements. Our
scheme requires only 16 steps compared to 87 steps as sug-
gested in a previous approach [11]. Also, it is worth stressing
that in these cases computing and memory are integrated in
the same platform, which is a major conceptual departure
from present-day computing technology where memory and
computing are physically disjoint.
Finally, in the case of quantum computation we discuss
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2specific quantum computing schemes where meminductive and
memcapacitive systems could be used to generate an essen-
tially infinite number of programmable interaction Hamilto-
nians between two or more qubits inductively or capacitively
coupled, in a manner we could term field-programmable quan-
tum computation, the quantum analog of the well-established
classical field-programmable gate array. This opens up the
possibility of expanding both our fundamental understanding
of circuit quantum electrodynamics [23], [24] as well as the
optimization of quantum computing algorithms.
II. NEURAL COMPUTATION WITH MEMRISTIVE SYSTEMS
Neuromorphic computing circuits are designed by borrow-
ing principles of operation typical of the human (or animal)
brain and, therefore, due to their intrinsic analog capabilities
they can potentially solve problems that are cumbersome (or
outright intractable) by digital computation. Examples of such
problems include - but are not limited to - adaptive behavior,
learning by association, pattern recognition, fuzzy logic, etc.
Certain realizations of memristive systems can be very useful
in such circuits because of their intrinsic properties which
mimic to some extent the behavior of biological synapses. In
addition, the most recent experimental realizations of memory
elements pertain to systems of dimensions in the nanometer
regime [25], [26], thus allowing a possible scale-up of such
elements in a chip to the number density of a typical human
brain (consisting of about 1011 synapses/cm3). In the following
we first briefly review our work on memristive neural networks
(MNNs) showing a practical realization of the Hebbian learn-
ing, which states, in a very simplified form, that “neurons that
fire together, wire together”.
We then discuss one of the most important functions
of synapses namely their spike-timing-dependent plasticity
[27], [28], [29], [30]. The existing experimental approaches
to STDP are based on relatively large-size VLSI circuits
[31], [32], [33], [34], three terminal transistor-like structures
based on ionic conduction [15] or combination of memristive
systems with CMOS elements [19]. Below, we discuss two
different memristive system-based schemes in which STDP
can be realized. In the first, we may call “bipolar”, first-
order memristive systems probed by two composite pulses
overlapping in time develop STDP. This is similar to what has
been studied in [35], [36], [37], [38]. In the second realization,
we could call “intrinsic”, we provide a model of a memristive
system which at the prize of increasing the number of state
variables to two, does show STDP even if the excitation pulses
do not overlap temporally. This situation is closer to the actual
operation of a biological synapse in which each synaptic event
triggers a cascade of internal decaying processes/reactions.
A. Memristive neural networks and Hebbian learning
In Fig. 1(a) we show a simple MNN consisting of two mem-
ristive systems mimicking the behavior of synapses and three
electronic neurons (two input and one output) whose role is to
monitor their inputs and send (in both forward and backward
directions) signals of a given intensity and shape [16]. This
network belongs to a wide class of asynchronous (stochastic)
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Fig. 1. (Color online) (a) A simple neural network containing three electronic
neurons (N1, N2 and N3) connected by two memristive synapses (S1 and S2).
Reprinted from Ref. [16], copyright (2010), with permission from Elsevier.
(b) Change in memristance ∆R induced by a pair of square pulses of opposite
polarity applied to terminals of a first-order memristive system described by
Eqs. (3, 4) plotted as a function of a time interval between the forward (pre-
synaptic) and backward (post-synaptic) pulses δt = tpost−tpre. The pulses’
form is shown schematically in the inset (not to scale). The grey rectangle
designates the time window in which the memristance change occurs. The
maximum pulse overlap is at δt = 0 and corresponds to the maximum of
∆R. This plot was obtained as a numerical solution of Eqs. (3, 4) with α = 0,
β = −25kOhms/(V·s), Vt = 1.5V, R(t = 0) = 2kOhms, R1 = 1kOhms
and R2 = 10kOhms. Pre-synaptic and post-synaptic pulses were selected of
±1V amplitude and 10ms width.
neural networks [39], namely, networks with probabilistic
neuron firing. In Ref. [16] we have implemented the behavior
of the electronic neurons using an analog-to-digital converter
and a microcontroller, so that once the input voltage exceeds
a threshold voltage, both forward (of positive polarity) and
backward (of negative polarity) pulses are generated whose
amplitude is constant, but pulse separation varies according to
the amplitude of the input signal. The basic synaptic activity
of two electronic synapses (S1 and S2 in Fig. 1(a)) has
been achieved using memristor emulators [10], [16], [17] pre-
programmed with equations of a threshold-type first-order
memristive system [10]:
I = x−1VM , (3)
x˙ = (βVM + 0.5 (α− β) [|VM + Vt| − |VM − Vt|])
×θ (x/R1 − 1) θ (1− x/R2) , (4)
where I and VM are the current through and the voltage
drop on the device, respectively, and x is the internal state
variable playing the role of memristance, R = x, θ(·) is the
step function, α and β characterize the rate of memristance
change at |VM | ≤ Vt and |VM | > Vt, respectively, Vt is a
threshold voltage, and R1 and R2 are limiting values of the
memristance R. In Eq. (4), the θ-functions symbolically show
that the memristance can change only between R1 and R2. 1
1In the actual microcontroller’s software implementation, the value of x is
monitored at each time step and in the situations when x < R1 or x > R2, it
is set equal to R1 or R2, respectively. In this way, we avoid situations when
x may overshoot the limiting values by some amount and thus not change
any longer because of the step function in Eq. (4).
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Fig. 2. (Color online) Experimental demonstration of the associative memory
with memristive neural networks. In this experiment, a simple neural network
shown in Fig. 1(a) was realized. The first ”probing” phase demonstrates that,
initially, only a signal from N1 neuron activates the output neuron. The
association of the Input 2 signal with the Output develops in the ”learning
phase” when N1 and N2 neurons are simultaneously activated. In this case,
a signal at the Input 1 excites the third neuron that sends back-propagating
pulses of a negative amplitude. These pulses, when applied simultaneously
with forward propagating pulses from the Input 2 to the second memristive
synapse S2 cause it to learn. The final ”probing” phase demonstrates that
signals from both N1 and N2 activate the output neuron. A detalied description
of the experiment is given in Ref. [16]. Reprinted from Ref. [16] with
modifications, copyright (2010), with permission from Elsevier.
When α = 0 and Vt is above the amplitude of the
forward (pre-synaptic) pulse but does not exceed its doubled
amplitude, the change in memristance (∆R) is possible only
when forward (from N1 or N2) and backward (from N3)
pulses overlap. This can be clearly seen if we rewrite Eq.
(4) at α = 0 (omitting θ-functions) as
x˙ =
{
0 if |VM | ≤ Vt,
sgn(VM )β(|VM | − Vt) otherwise. (5)
Fig. 1(b) shows the dependence of ∆R on the relative pulse
timing. The maximum change of memristance occurs when
the pulse overlap is perfect (δt = 0).
This memristive synapse allows the implementation of the
simplest learning rule: Hebbian learning. In fact, if we allow
both input electronic neurons to fire at random times, potentia-
tion of the conditioned memristive system S2 would occur only
when the signal of the output neuron N3 overlaps in time with
the signal coming from neuron N2. In this case, the second
synaptic connection S2 is driven from a high-resistance to a
low-resistance state since the voltage drop across S2 exceeds
the threshold value due to the simultaneous excitation of both
input neurons (the first one exciting in turn the output neuron).
This is shown in Fig. 2 where a detail of this process is
described.
B. Spike-timing-dependent plasticity
However, biological synapses show a much more com-
plicated plasticity (with time-resolved properties) [27], [28],
[29], [30] than the above simple Hebbian rule seems to
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Fig. 3. (Color online) Change in memristance ∆R of a first-order memristive
system induced by pair of double pulses (black line) and combination
of a non-linear pulse with a double pulse (orange line). The pulse form
is shown schematically in the insets (not to scale). The grey rectangles
designates the time window in which the memristance change occurs. These
curves were obtained as a numerical solution of Eqs. (3, 4) at α = 0,
β = 25kOhms/(V·s), Vt = 1.5V, R(t = 0) = 2kOhms, R1 = 1kOhms
and R2 = 10kOhms. For black curve, each double pulse is composed
by a 10ms-wide 1V amplitude pulse immediately followed by 10ms-wide
-1V amplitude pulse. For orange curve, the rectangular double pulse is
composed by a 0.5ms-wide 1V amplitude pulse immediately followed by
0.5ms-wide -1V amplitude pulse. The non-linear pulse is described by
Vp = V0 exp(t/t0)θ(−t) − V0 exp(−t/t0)θ(t) with V0 = 1.5V and
t0=15ms.
suggest. In fact, when a post-synaptic signal reaches the
synapse before the action potential of the pre-synaptic neuron,
the synapse shows long-term depression (LTD), namely its
strength decreases (smaller connection between the neurons)
depending on the time difference between the post-synaptic
and the pre-synaptic signals. Conversely, when the post-
synaptic action potential reaches the synapse after the pre-
synaptic action potential, the synapse undergoes a long-time
potentiation (LTP), namely the signal transmission between
the two neurons increases in proportion to the time difference
between the pre-synaptic and the post-synaptic signals. These
general features can be implemented using different types of
memristive systems.
1) STDP with first-order memristive systems: The spike-
timing-dependent plasticity with first-order memristive sys-
tems can be achieved by application of bipolar pulses cor-
responding to pre-synaptic and post-synaptic action potential
pulses. In order to achieve STDP on time scales similar to
those encountered in biological synapses, the pulse width
should be of the order of 20ms since the memristance modi-
fication with this type of memristive systems is possible only
during pulses overlap. Fig. 3 demonstrates modification of
memristance induced by a pair of rectangular double pulses
and also shows the effect of a non-linear and rectangular
double pulse on the memristance R. In both cases we observe
memristance changes only in a finite time window. Although
rectangular double pulses are easier to generate, the use of a
non-linear pulse demonstrates a closer similarity of memris-
tance change to the variation of synaptic strength in biological
systems.
We also note that the approach to synaptic plasticity using
4wide pulses may require reconsideration of rules governing
the neural network operation. For example, it is not quite clear
how to model multiple pre-synaptic pulses that are fired with a
time interval shorter than their pulse length. In this publication,
we are not going to focus on such issues and discuss only
possible realizations of STDP with memristive synapses.
2) STDP with second-order memristive systems: Having
discussed spike-timing-dependent plasticity with first-order
memristive systems, let us consider STDP with higher-order
memristive systems. The advantage of using higher-order
memristive systems is related to their multiple state variables
that can make the operation of an artificial synapse closer to
the operation of its biological counterpart. In particular, we
will focus on second-order memristive systems whose internal
state, by definition [2], [3], is described by two state variables.
In our model given below, the second state variable y is used
to track the time separation between pre-synaptic and post-
synaptic action potential pulses.
We consider a second-order memristive system described
by the following equations
I = x−1VM , (6)
x˙ = γ
[
θ(V˜M − 1)θ(y˜ − 1)+
θ(−V˜M − 1)θ(−y˜ − 1)
]
y, (7)
y˙ =
1
τ
[
−VMθ(V˜M − 1)θ(1− y˜)−
VMθ(−V˜M − 1)θ(y˜ + 1)− y
]
, (8)
where x and y are internal state variables, γ is a constant,
V˜M = VM/Vt, y˜ = y/yt Vt is a threshold voltage, yt is a
threshold value of y, τ is a constant defining the time window
of STDP. It is assumed that short (e.g., ∼ 1ms width) pre-
synaptic and post-synaptic square pulses of the same polarity
are applied to the second-order memristive system. According
to Eq. (7), the memristance can change when |y| ≥ yt.
The change of y is described by Eq. (8) whose right-hand
side contains excitation terms involving θ-functions and a
relaxation term −y/τ . Therefore, after being excited, the
decay of the variable y occurs with a decay constant τ . The
particular combination of θ-functions in this equation defines
the excitation rules: i) the excitation is possible only when
|VM | > Vt and ii) the variable y excited by a certain polarity of
the voltage applied to the memristive system (VM is given by
a difference of pre-synaptic and post-synaptic potentials) can
not be re-excited by a pulse of opposite polarity if |y| > yt.
We also note that the change in memristance described by
Eqs. (6-8) is unconstrained as we are interested only in small
changes in R. The constraints on the minimal and maximum
values of R can be introduced as it is done in Eqs. (3-4).
A numerically calculated change in memristance as a func-
tion of the time interval between the pulses is shown in Fig. 4.
This plot is very similar to synaptic weight changes observed
in experiments with biological synapses [27], [28], [29], [30]
thus lending support to this type of model.
The use of second-order memristive systems in memristive
neural networks is very promising since neuron’s firing can be
implemented simply by short single rectangular pulses with
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Fig. 4. (Color online) Change in memristance ∆R of the second-order
memristie system described by Eqs. (6-8) induced by a pair of rectangular
pulses separated by a time interval δt. The pulse form is schematically shown
in the inset. This plot was obtained as a numerical solution of Eqs. (6-8)
with the following set of parameters: γ = 105C−1, τ = 1ms, Vt=0.9V,
yt = 15mV, y(t = 0) = 0, x(t = 0) = 2kOhms. The applied square pulses
were of 1V amplitude and 1ms width.
no additional hardware, which is instead needed, for exam-
ple, to obtain this type of functionality with only first-order
memristive systems (as in Ref. [19]). However, such solid-
state second-order memristive systems need to be developed,
even though their implementation in memristor emulators [10],
[16], [17] is straightforward. Moreover, we would like to
mention that Eqs. (6-8) provide one of the simplest possible
models of second-order memristive systems exhibiting STDP.
For instance, abrupt θ-functions entering these equations can
be replaced by sigmoidal functions thus providing a smoother
analytical behavior.
III. LOGIC GATES AND ARITHMETICS WITH MEMORY
CIRCUIT ELEMENTS
In this section, we discuss logic and arithmetic operations
performed by the circuit shown in Fig. 5 which comprises an
array of memristive systems, a memcapacitive system, a load
resistor and drivers. In this type of application, each memris-
tive system is used in the “digital” mode of operation, namely
only one bit of information is encoded in the memristor’s state.
We call “1” (ON) the state of lower resistance and “0” (OFF)
that of higher resistance. The operation of the circuit sketched
in Fig. 5 relies on charging a memcapacitive system through
input memristive system and subsequent discharging through
the output ones. In this way, the basic logic operations (NOT,
OR, AND) as well as many other operations (XOR, multi-
input OR, AND, etc.) are realized in a much simpler fashion
than in existing approaches based on memristive systems only
[11], [18]. More complex operations (e.g., addition) can be
performed by sequences of the elementary logic operations
mentioned above.
Using four memristor emulators [17], [16], [40], we have
built the circuit described in Fig. 5 and used it to demonstrate
the full set of basic Boolean logic operations as well as
addition of two one-bit numbers. The extension of such a
circuit to operations with multi-bit numbers is straightforward
and is not reported here. In fact, the addition of two n-
bit numbers in this architecture requires 3n + 1 memristive
systems (2n memristive systems are used to store initial values,
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Fig. 5. (Color online) Electronic circuit for Boolean logic and arithmetic
operations. In this circuit, an array of N memristive systems Mi, memca-
pacitive system C and resistor R0 are connected to a common (horizontal)
line. The circuit operation involves charging the memcapacitive system C
through input memristive systems and discharging it through the output ones.
Because of the circuit symmetry, each memristive system can be used as
input or output. From the opposite (top) side, memristive systems are driven
by 3-state (0V, Vp, not connected) drivers. The right 4-state (0V, Vp/2,
Vp, not connected) driver DR connected through a resistor to the common
line is used to initialize memristive systems and memcapacitive system. This
scheme employs threshold-type bipolar memristive systems assuming that the
application of positive voltage to the top memristor electrode and 0V to the
bottom electrode switches memristive system from low resistance state (1
or ON) to the high resistance state (0 or OFF). It is also assumed that the
memristor systems’ threshold voltage Vt is between Vp/2 and Vp.
n memristive systems are reserved for the calculation result
and 1 memristive system is used as a carry flag). In the
circuit shown in Fig. 5 the initial values are not destroyed and
can be reused later. The circuit uses three-state drivers (with
voltage states: 0V, Vp, not-connected) connected to memristive
systems, and four-state driver (0V, Vp/2, Vp, not-connected)
connected to the resistor R0.
Although memcapacitor (as well as meminductor) emulators
can also be built using simple electronic schemes [40], [41],
their models are not yet well developed. Moreover, the noise
reduction is a very important task in experiments with such
schemes [40]. Therefore, in our circuit realization we have
employed a usual 10µF capacitor in place of the memcapaci-
tive system. We will later discuss the advantages of replacing
the regular capacitor with a memcapacitor.
In order to understand the circuit operation, we first note that
the circuit employs threshold-type bipolar memristive systems
such as the TiO2 memristive systems recently demonstrated
experimentally [4]. To represent this situation we have im-
plemented the equations (3) and (4) in our memristor emula-
tor [10], [16], [17]. In this case, the change of memristance
occurs only if the applied voltage exceeds the threshold voltage
Vt of the device. In addition, for successful circuit operation,
the value of Vt should be selected between Vp/2 and Vp. In
this case, the charging of C from the completely discharged
state will never alter the value of input memristive systems
(since during this process voltages applied to input memristive
systems do not exceed Vp/2).
The circuit operation consists of a sequence of the following
elementary operations: 1) capacitor initialization (by applica-
tion of Vp/2 voltage pulse by DR driver), 2) initialization of
memristive systems’ states (by application of 0 or Vp voltage
pulse by DR driver simultaneously with Vp or 0 voltage pulse
by one of D1-D4 drivers), 3) capacitor charging through an
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Fig. 6. (Color online) Experimental realization of the basic logic gates with
memristive systems based on the circuit shown in Fig. 5 with a capacitor
C = 10µF instead of a memcapacitive system. In our experimental circuit, the
role of memristive systems is played by memristor emulators [17], [16], [40]
governed by the threshold-type model of Eqs. (3) and (4) with the following
set of parameters: Vt = 4V, α = 0, β = 62MOhms/(V·s). Each plot shows
several measurements of the voltage between the top plate of the capacitor
(the common line defined in the caption of Fig. 5) and ground taken for
different possible states of input memristive systems. The curves are labeled
according to the input values. The detailed information about applied pulse
sequences is given in the text. In the bottom of (a) we also show an example
of voltages applied to the drivers to generate the top voltage plot (0). Here, we
show only voltages applied by drivers, namely, the voltages when a driver is
not in ”not connected” state. The voltages on the drivers in (a) are in absolute
values while the other curves were vertically displaced for clarity.
input memristive system (by application of 0 or Vp voltage
pulse by one of the D1-D4 drivers), and 4) capacitor discharge
through an output memristive system (by application of Vp
or 0 voltage pulse by one of D1-D4 drivers). Note, that in
the operations used by us the current can flow only through
one memristive system at any one time. Namely, after the
60.2 0.4 0.6 0.8
5
10
15
20
25
(0,0)
(0,1)
(1,1)
(1,0)
M4M3M2M1
0 + 0                        =                0   0
0 + 1                        =                0   1
1 + 0                        =                0   1
(M3,M4)=M1+M2
1 + 1                        =                1  0
V
ol
ta
ge
 (V
)
Time (s)
Initialization Test SUM Test
Fig. 7. (Color online) Summation of two one-bit numbers performed as
two logic operations: M3=AND(M1,M2) and M4=XOR(M1,M2). The voltage
curves corresponding to different values of input numbers have been vertically
displaced for clarity.
capacitor has been charged through the input memristive
system, the latter is disconnected (its driver is switched into
”not connected” state) and the output memristive system is
connected to allow capacitance discharge. 2 The parameter
values specific to our circuit realization are: Vp = 5V, Vt = 4V,
and 25ms is the width of initialization and reset pulses. An
example of sequences of voltage drivers necessary to create the
NOT gate is shown in Fig. 6(a). Having discussed elementary
circuit operations, let us now turn to implementation of basic
Boolean operations.
NOT gate - M2 = NOT(M1) - 4 steps - This operation is
realized according to the following sequence of operations (see
also Fig. 6(a)): set M2 = 1, reset C, charge C through M1 by
0V pulse of a finite width applied by D1, discharge C through
M2 by Vp pulse applied to D2. The main idea is that the
capacitor C can only be charged to a sufficiently high voltage
to switch M2 to zero if M1 = 1. Therefore, if M1 = 1 then
M2 → 0 and if M1 = 0 then M2 = 1. This is the logical NOT
operation.
Going into measurement details, in the initialization phase
(Fig. 6(a)) we set M2 = 1 and M1 = 0 (top curve (0))
or M1 = 1 (curve (1)) by application of 25ms pulses by
D1, D2 and DR drivers as described above. In the first
testing phase, we monitor the memristance of M1 and M2
by consecutive application of positive 25ms pulses by D1 and
D2 drivers to corresponding memristive systems as well as
capacitor reset pulses. In this way, C is charged through the
memristive systems and the charging rate provides information
about memristive systems’ states. Then, we reset C, charge C
through M1 by 25ms 0V pulse, discharge C through M2 by
25ms Vp pulse. In the final testing phase, the value of M2
is monitored via the rate of the capacitor charging, again via
application of a 25ms Vp pulse to M2. If the voltage across
the capacitor does not change much then the state of M2 is 0:
high-resistance state and thus low current flows to the capacitor
plates. Conversely, if the voltage across the capacitor does
change faster to Vp then the state of M2 is 1: low-resistance
state and thus more charges accumulate on the capacitor plates.
2Note that the switching of driver states can be done very fast.
For the purpose of clarity, the sequence of applied pulses is
shown in the bottom of Fig. 6(a) in absolute scale for the
realization of the top sequence of Fig. 6(a). All other curves
are shifted for clarity.
OR gate - M3 = OR(M1,M2) - 5 steps - This is implemented
by the following sequence: M3 = 0, reset C, charge C
through M1 by Vp pulse, charge C through M2 by Vp pulse,
discharge C through M3 by 0V pulse. The width of all pulses
in this sequence is 25ms. Figure 6(b) shows four voltage
lines corresponding to different initial states of M1 and M2
memristive systems. The correct truth table of the OR gate is
clearly identified during the second testing phase in Fig. 6(b).
AND gate - M3 = AND(M1,M2) - 5 steps - The sequence
for this logic gate is as follows: M3 = 0, reset C, charge
C through M1 by a short Vp pulse, charge C through M2
by a short Vp pulse, discharge C through M3 by 0V pulse.
In the AND operation, the width of short pulses is equal to
10ms and the width of all other pulses is 25ms. The width
of short charging pulses is selected in such a way that both
M1 and M2 memristive systems should be in the ON state in
order to charge C to such a voltage so that during the next
step, namely during the capacitor discharge through M3, the
latter is switched into the ON state. Fig. 6(c) shows results
demonstrating correct implementation of the AND gate.
XOR gate - M3 = XOR(M1,M2) - 11 steps - This is realized
by the following sequence: M3 = 0, reset C, charge C through
M1 by a short Vp pulse, discharge C through M2 by a short
0V pulse, charge C through M1 by a short Vp pulse, discharge
C through M3 by 0-V pulse, reset C, charge C through M2
by a short Vp pulse, discharge C through M1 by a short 0V
pulse, charge C through M2 by a short Vp pulse, discharge
C through M3 by 0-V pulse. Similarly to the AND gate, the
duration of short pulses is 10 ms and that of all other pulses
is 25 ms.
Addition of two 1-bit numbers - 16 steps - Next, we consider
the addition of two one-bit numbers that we encode in M1 and
M2 memristive systems. The result of addition is saved in M3
and M4 memristive systems. It is easy to check that the addi-
tion can be performed with the sequence M3=AND(M1,M2)
and M4=XOR(M1,M2). In Fig. 7 we show experimentally
measured signal patterns that prove the above operation. We
emphasize that an approach suggested previously [11] would
require 87 steps to perform the same operation.
At this point, we would like to re-emphasize that the
extension of our scheme to the addition of n-bit numbers is
straightforward. In particular, the i-th bit of the result will be
given by a sum of the two i-th bits of the input numbers and
the carry flag, from the summation of the i-1 bits. In the case
of the one-bit addition considered in the present work, the
carry flag is encoded in the M4 memristive system. Moreover,
we want to stress that the circuit operation can be further
optimized if we use a memcapacitive system as shown in
Fig. 5 (instead of the usual capacitor implemented here). In
this case, the state of the memcapacitive system can evolve
when pulses are applied to those memristive systems that store
the initial values. Therefore, some computation results can
be temporarily stored in the memcapacitive system state thus
decreasing the number of computation steps required.
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Fig. 8. (Color online) (a) Suggested coupling of charge qubits using a
memcapacitive system CM . Here, Vab is a controllable voltage source used
to set the state of the memcapacitive system, while Vga and Vgb are voltage
sources needed to control the number of electrons across the Josephson
junction represented by the cross sign. (b) Suggested coupling of flux qubits
using a tank circuit with a meminductive system, LM and a memcapacitive
system, CM . Here, Φ1 and Φ2 are the fluxes that are controlled by the current
flowing in the tank circuit and possibly by other controlling coils.
Finally, we would like to mention that the crossbar archi-
tectures - formed by “vertical” and “horizontal” sets of wires
- typically used to fabricate nanoscale memristive systems
[25], [26], [13] may allow an effective parallelization of the
arithmetic and logic operations we have described here. For
instance, the application of pulses to “vertical” wires would
cause a computation within each horizontal line in parallel.
Moreover, switching the role of horizontal and vertical wires
would cause a switch of computation direction. In this way,
interesting and more complex computational schemes can be
practically realized. However, a practical realization of such
a scheme may require use of highly nonlinear memristive
systems or additional switches/individual access devices in
order to avoid unwanted currents that naturally appear in a
resistive network. In addition, if unwanted currents can be
eliminated or reduced, this massive parallelization may offset
intrinsically slower switching times of memristive systems
(& 10ns) in comparison with typically shorter switching
times of, e.g., CMOS-based elements performing arithmetic
operations.
IV. QUANTUM COMPUTATION WITH MEMORY ELEMENTS
It seems timely to consider the potentialities of memory
elements - in particular low-dissipative meminductive and
memcapacitive systems - in quantum computation, which is
based on the unitary evolution of a quantum system. Although
many experimental systems have been suggested as quantum
bits (qubits) [42], [43], [44], [45], [46], here we will focus
on superconducting (SC) qubits [46], [47] that currently are
considered among the most promising ones. Since typical SC
qubit circuits involve capacitors and inductors, memcapacitive
and meminductive systems fit naturally in this application.
Field-programmable quantum computation - In SC quantum
computation schemes, phase and charge qubits are coupled
capacitively while flux qubits are coupled inductively [47].
Memcapacitive and meminductive systems can be used in
such schemes to provide a controllable interaction between
SC qubits 3. For example, let us consider two charge qubits
[50], [51] interacting via a usual capacitive coupling. The
corresponding coupling term has the form [47]
Hint =
e2
2Cx
σxaσ
x
b , (9)
where e is the elementary charge and σxa(b) are the x-
component Pauli matrices acting on the wave function of the
corresponding qubit in the reduced Hilbert subspace. We can
now replace the capacitor Cx by a memcapacitive system CM
and insert a controllable voltage source Vab between the qubits
(see Fig. 8(a)). Alternatively, Vab can be directly connected
in parallel with the memcapacitive system. This last scheme,
however, may induce large currents in the two qubits if the
qubits circuits are grounded thus perturbing them incoherently.
Either way, the value of the memcapacitance - that replaces
Cx in Eq. (9) - can be pre-set and the interaction Hamiltonian
will depend on this pre-set value of capacitance. For two
interacting qubits the magnitude of the interaction strength is
not very important as it can be compensated by the interaction
time. However, if we consider N simultaneously interacting
qubits then a variation of coupling between two of them will
result in absolutely different interaction Hamiltonians thus
leading to a different system evolution. Quantum computation
algorithms will thus benefit from such novel quantum hard-
ware functionality because of the many (practically infinite)
interaction schemes that can be implemented within a single
device architecture.
In the case of flux qubits the latter can be controlled, via mu-
tual inductance, by a tank circuit consisting of a meminductive
system with a regular capacitor or possibly a memcapacitive
system as shown in Fig. 8 (b). The tank circuit may be
current- or voltage-controlled and by setting the different
values of meminductance, LM and memcapacitance, CM , its
frequency ω = 1/
√
LMCM changes thus leading to a different
interaction Hamiltonian between the two qubits. Again, in the
case of N interacting qubits this leads to a large number
of time evolutions and thus different computation schemes.
Because of the similarity to classical field-programmable gate
arrays, we could term the above two computation architectures
as “field-programmable quantum computation”. Some work
is however needed to realize such an architecture practically,
in particular, to avoid additional decoherence effects that can
be introduced by real memcapacitive/meminductive elements
[52], [53], [12], [54], [55], [56].
V. CONCLUSIONS
In conclusion, we have addressed all three different
paradigms of computation - neuromorphic (analog), digital
and quantum - and shown the potential the three classes
of memory elements, namely memristive, memcapacitive and
meminductive systems offer in all three cases. In particular,
3The range of possible applications of memory elements in quantum
computing is not limited to this situation, and we indeed anticipate many other
different opportunities. For instance, a micromechanical resonator embedded
into a DC SQUID [48] results in an effective meminductive system. In
addition, a lagging of SC qubits due to memory effects in inductance was
recently discussed [49].
8we have discussed memristive neural networks, classical logic
and arithmetic operations with memristive and memcapacitive
systems, and field-programmable quantum computation with
meminductive and memcapacitive systems with both charge
and flux qubits. Clearly, much work needs to be done to
advance these applications. Important issues include, e.g.,
realization of high connectivity in neural networks (each
neuron in the human brain has ∼ 7000 synaptic connections),
effective parallelization of logic and arithmetic operations, re-
duction of qubit decoherence, etc. In spite of these difficulties,
with the increasing research into actual materials and devices
that behave as memory elements we anticipate many more
ideas could be implemented in actual systems and circuits
thus offering a wider range of opportunities even in hybrid
computational schemes involving any two, or even all three
paradigms.
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